			<del></del>				
Substitute 1	or Form 1449	/PTO			Complete if	Known	
	INFOR	λην	TION DISCLOSUR	F	Application Number	09/752,541	
NE					Filing Date	12-29-00	
0'	TATE	EME	ENT BY APPLICAN	Γ	First Named Inventor:	Boyd, et al.	
		(use as	many sheets as necessary)		Art Unit	2124	
JUN 277	<b>105 5</b> ]			•	Examiner Name	Tuan A. Vu	
Choot	, E		of	6	Attorney Docket Number		
Sheet TRAD		***************************************	<u> </u>	<u> </u>	Allomey Docket Humber	004363.P001	
HAV		•	U.S. PATEN	T DOCUMENTS			
Examiner Initials*	Cite No.		Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant	
		Numi	ber-Kind Code <sup>2</sup> (If known)			Passages or Relevant Figures Appear	
M		US-	5,973,524	10/26/1999	Martin		
		US-	6,269,277 B1	07/31/2001	Hershenson		
		US-	4,827,428	05/02/1989	Dunlop, et al.		
		US-	6,381,563 B1	04/30/2002	O'Riordan, et al.		
\		US-	6,532,569 B1	03/11/2003	Christen, et al.		
		US-	6,577,992 B1	06/10/2003	Tcherniaev, et al.		
		US-	6,425,111 B1	07/23/2002	del Mar Hershenson		
		us-	6,311,145 B1	10/30/2001	Hershenson		
		US-	6,581,188	06/17/2003	Hosomi, et al.		
		US-	6,311,315	10/30/2001	Tamaki		
		US-	6,002,860	12/14/1999	Voinigescu, et al.		
		US-	5,754,826	05/19/1998	Gamal, et al.		
		US-	5,633,807	05/27/1997	Fishburn, et al.		
Ψ_		US-	5,055,716	10/8/1991	El Gamel		
A		US-	5,289,021	02/22/1994	El Gamel		

F	0:4	E : 0: :0 :		T		·····
Examiner Initials*	Cite No.1	Foreign Patent Document  Country Code <sup>3</sup> Number <sup>4</sup> Kind Code <sup>4</sup> (If known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	Т•
M		GB 2 131 228 A	6/13/1984	RCA Corporation		

Examiner Signature was Indu	Date Considered
--------------------------------	-----------------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. <sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute t	for Form 1449	/PTO			Complete if	Known
	INFOR	MA	TION DISCLOSUR	F	Application Number	09/752,541
NPE					Filing Date	12-29-00
ΛO,	<b>STATE</b>	:ME	ENT BY APPLICAN	I	First Named Inventor:	Boyd, et al.
num á 7 1	• 1	(use as	s many sheets as necessary)		Art Unit	2124
JUN 277	805 E				Examiner Name	Tuan A. Vu
Excet	284		·· of	6	Attorney Docket Number	004363. P001
VAH:			US PATEN	T DOCUMENTS		
Examiner	Cite No.			Publication Date	Name of Patentee or	Pages, Columns, Lines,
Initials*			Document Number	MM-DD-YYYY	Applicant of Cited Document	Where Relevant Passages or Relevant
. /		Num	ber-Kind Code <sup>2</sup> (If known)			Fassages of Helevant Figures Appear
W		US-	6,321,367 B1	11/20/2001	Chun, et al.	
VAX		US-	5,402,358	03/28/1995	Smith, et al.	
		US-				
		UŞ-				
		US-				
		US-				
		US-				
		US		·		
··- ·····	<del></del>	US-				
	*******	US	<del></del>			
		US-				
***************************************		US-				
		US-				·
		US-				
		US-				
	•	US-				
	·	US-				
	•	US				
		US				
		US-				
		US-				
		US-				
		US-				
		US-				
		US				
		US-				
		US-				
		US-				

Examiner Signature	Tua Anhle	Date Considered	09-05
		The state of the s	

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. ³Enter Office that Issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>8</sup>Applicant is to place a check mark here if English language translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

ubstitute fo	or Form 1	449/PTO			Complete if Known		
STATEMENT BY APPLICANT				LOSURE	Application Number	09/752,541	
				200011E	Filing Date	12-29-00	
STATEMENT BY APPLICANT			PLICANI	First Named Inventor:	Boyd, et al.		
9 se as many sheels as necessary)		Art Unit	2124				
JUN 2 7 2005					Examiner Name	Tuan A. Vu	
heet			of	6	Attorney Docket Number	004363. P001	
TRADE				NON PATENT LI	TERATURE DOCUMENTS		
Examiner Initials*	Cite No <sup>1</sup>			magazine, journal, se	TAL LETTERS), title of the articlerial, symposium, catalog, etc.), lisher, city and/or country where		T²
W		MEDIE Modula 767.	RO, F., o itors", IE	et al., "A Vertically EE Journal of Solid	Integrated Tool For Automated State Circuits, Vol. 30., No	ed Design Of Sigma Delta . 7, July 1, 1995, pp. 762-	
M	-	Clock C Technic	3eneratio	on", IEEE Solid-Sta rs, 42nd ISSCC96	Hz, 1.5mW at 1.36V CMOS I te Circuits Conference, Nove SESSION 8 / DIGITAL CLO	ember 9, 1996, Digest of	
M			CHAN, et al., "Analysis of Linear Networks and Systems, " Addison-Wesley Publishing Company, 1972, pp. 23-25 and 46-57.				
WI		Micropi	YOUNG, et al., "A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessor", IEEE Journal of Solid-State Circuits, Vol. 27, No. 11, November 1992, pp. 1599-1607.				
WT		Range		) ps Jitter", IEEE Je	MOS Phase-Locked Loop wi ournal of Solid-State Circuits	th 15 to 240 MHz Locking Vol. 30., No. 11, November	
CAT					Expressions for Planar Spiral . 10, October 1999, pp. 1419	Inductances", IEEE Journal -1424.	
MAT	-	Dissert Gradua	ation Sul ite Studie	omitted to the Deposes of Stanford Univ	Circuit Design Via Geometric artment of Electrical Enginee rersity, November 1999, 241	ring and the Committee on pages.	
MT					ization of Inductor Circuits via Conference, June 21, 1999, P		
WT		Analysi	s", pp. 1			ode Op-Amps with Sensitivity E International Conference on	
hC					Module Generator For Mixed ircuit Theory and Application		N
MAT		Dual G		Programs," pp., 15	asible Interior-Point Algorithr 55-181, Mathematical Progra	n For Solving Primal And mming Society, Inc., 76:155-	

Examiner	Date	
Signature Who Mu	Considered	19-9-051

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&</sup>lt;sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Petent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute fo	r Form 1	449/PTO		Con	nplete if Known		
NEORMATION DISCLOSURE O'STATEMENT BY APPLICANT				Application Number 09/752,541			
				Filing Date	12-29-00		
5 STAREMENT BY APPLICANT			PLICANI	First Named Inventor:	Boyd, et al.		
JUN 2 7 2005	90 e as	many sheets as neces	ssary)	Art Unit	2124		
JUN Z , COM	<u> </u>			Examiner Name	Tuan A. Vu		
heet		of	6	Attorney Docket Number	004363. P001		
TAN			NON PATENT LI	TERATURE DOCUMENTS			
Examiner Initials*	Cite No <sup>1</sup>		magazine, journal, s	TAL LETTERS), title of the articerial, symposium, catalog, etc.)		Τ²	
MAT		Proceedings of		D: A Tool for CMOS Op-Amernational Conference on Conferenc			
NAT				nomial models for MOSFETs	s" 9 pages, July 7, 1998.		
MT			CHANG, H, et al., "A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits" 6 pages, IEEE 1992 Custom Integrated Circuits Conference.				
MT		CHAVEZ, J., et 1993.	CHAVEZ, J., et al, "Analog Design Optimization: A Case Study" 3 pages, IEEE, January 1993.				
PAT				t Design Optimization Based 3, IEEE Journal of Solid-Sta	d on Symbolic Simulation and te Circuits, Vol. 25, No. 3,		
NAT		FISHBURN, J, 6 pp. 326-328, IE		osynomial Programming App	proach to Transistor Sizing"		
NAT	-	Circuits", 12 pag		tions On Computer-Aided D	Selection of Cell-Level Analog lesign Of Integrated Circuits		
NAST	-	SWINGS, K., et	al., "An Intelligent	Analog IC Design System E I, IEEE 1990, Custom Integr			
MT				oint Polynomial algorithms in and Applied mathematics.	Convex Programming" 8		
(MT			al., "Simulated Andiss" pp. 571-575, IE	nealing Algorithm with Multi- EEE, 1996.	Molecule: an Approach to		
()AI		WONG, D.F., e Academic Publi		nnealing For VLSI Design" 6	S pages, 1998, Kulwer		

Examiner	1 11	Date	
C:	Tues Badalle		$a  a  \alpha < 1$
Signature	mannove	Considered	9-9-03

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). <sup>2</sup>Applicant is to place a check mark here if English Translation is attached.

This coffection of Information is required by 37 CFR 1.98. The Information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

ubstitute fo	r Form 1	1449/PTO		Complete if Known			
INFO	RMA <sup>°</sup>	TION DISC	LOSURE	Application Number	09/752,541		
STATEMENT BY APPLICANT				Filing Date	12-29-00		
				First Named Inventor:	Boyd, et al.		
e as many sheets as necessary)		Art Unit	2124				
MM 2720	5		,	Examiner Name	Tuan A. Vu		
heet	5 8	of	6	Attorney Docket Number	004363. P001		
TA TRADE			NON PATENT LI	TERATURE DOCUMENTS	,		
Examiner Initials*	Cite No <sup>1</sup>		magazine, journal, s	TAL LETTERS), title of the arti erial, symposium, catalog, etc. olisher, city and/or country whe		T	
1A1		MAULIK, P., et Techniques" pp	al., "Sizing of Cell. . 233-241, IEEE J	-Level Analog Circuits Using ournal of Solid-State Circuit	g Constrained Optimization s, Vol. 28, No. 3, March 1993.		
WT		273-295, IEEE Vol. 15, No. 3, I	OCHOTTA, E, et al., "Synthesis of High –Performance Analog Circuits in ASTRX/OBLS" pp. 273-295, IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems, Vol. 15, No. 3, March 1996.				
MT			WRIGHT, S., "Primal-Dual Interior-Point Methods" pp. 1-3, http://www.siam.org/books/wright, Printed August 19, 1998.				
MT			SHYU, J., et al., "Optimization-Based Transistor Sizing" pp. 400-408, IEEE Journal of Solid-State Circuits, Vol. 23, No. 2, April 1998.				
NAT		WRIGHT, S., "F and Applied Ma		r-Point Methods" 14 pages,	1997, Society for Industrial		
49			EN, P.J.M., et al., ulwer Academic P	"Simulated Annealing: The ublishers.	ory and Applications" 26		
VAT				S Operational Amplifier Des Analog Integrated Circuits,			
JAM		AGUIRRE, M.A pp. 375-378.	., et al., "Analog D	esign Optimization by mear	ns of a Tabu Search Approach"		
MT				Optimization-Based Approof of Analog Circuit Design.	ach for Automated Sizing of		
M	_			a Convex Optimization Pro of Electrical and Computer E			
NAT			Statistical Constrai odels" pp. 133-136		MOS Circuits Using Empirical		

-		- C-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	
Examiner		Date	
DAD. UITCI	. 1	Date	
Signature	11.4.4.100 1011	Considered	1 9 - 0 - 03
Cognature	COCC WAYOU CO	Considered	

<sup>\*</sup>Examiner. Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&#</sup>x27;Applicant's unique citation designation number (optional), <sup>2</sup>Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

Substitute fo	r Form 1	449/PTO		Com	plete if Known		
INFO	⊇ΜΔ~	TION DISC	LOSURE	Application Number	09/752,541		
INFORMATION DISCLOSURE  STATEMENT BY APPLICANT  Ass as many sheets as necessary)				Filing Date 12-29-00			
				First Named Inventor:	Boyd, et al.		
				Art Unit	2124		
JUN 2 7 2009	<u> </u>			Examiner Name	Tuan A. Vu		
<b>Sheet</b>	<u>\$/</u>	of	6	Attorney Docket Number	004363.P001		
TAMPAIR THE			NON PATENT LI	TERATURE DOCUMENTS			
Examiner Initials*	Cite No <sup>1</sup>	item (book, ı	magazine, journal, se number(s), pub	erial, symposium, catalog, etc.), lisher, city and/or country where	published	T <sup>2</sup>	
MAT		VASSILIOU, I., Driven Methodo		ver System Designed Using a	a Top-Down, Constraint-		
W			S, et al., "An Exac Convex Optimization	ct Solution to the Transistor S n° 35 pages.	Sizing Problem for CMOS		
W			BOWMAN, R., "An Imaging Model For Analog Macrocell Layout Generation", IEEE International Symposium On Circuits And Systems, Vol. 2, 8 May 1989, pp. 1127-1130, XP010085007.				
NAT		Level Integration		dvanced Process Technolog ngs, pages 245-250, First Int 20, 2000			
				,			
•							
•				***************************************			
		·					
					-		

- Tuanthala

9-9-2005